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[57] ABSTRACT 
Various novel processes permit integrating thin film 
semiconductor materials and devices using lift off, 
alignment, and deposition onto a host substrate. As a 
result, three dimensional integrated circuits can be con-
structed. Three dimensional communication in an inte-
grated circuit can be implemented via eleetromagnetic 
communication between emitters and detectors fabri-
cated via the novel processes. Integrated circuit layers 
are transparent to the electromagnetic signals propa-
gated from the emitter and received by the detector. 
Furthermore, arrays of optical detectors can be imple-
mented to perform image processing with tremendous 
speed. Processing circuitry can be situated directly 
below the optical detectors to process in massive paral-
lel signals from individual optical detectors. 
27 Claims, 6 Drawing Sheets 
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PROCESSES FOR LIFf-OFF OF THIN FILM 
MATERIALS AND FOR THE FABRICATION OF 
TIIREE DIMENSIONAL INTEGRATED CIRCUITS 
CROSS~REFERENCE TO RELATED 
APPLICATIONS 
This patent application is related to the following 
copending patent applications, which are incorporated 
by reference as if set forth in full hereinbelow. 
1. "Three Dimensional Integrated Circuits'', filed 
Apr. 8, 1992, having Ser. No. 07/865,379. 
2. "Processes For Lift-Off And Deposition Of Thin 
Film Materials", filed Apr. 8, 1992, having Ser. No. 
07/865,119. 
FIELD OF THE INVENTION 
2 
three dimensional integrated circuits, described in detail 
hereafter. 
For an nXn array processor, the number ofinputout-
put (I!O) connections required for optimum perfor-
5 mance is on the order of n2. However, the number of 
connections available in a conventional two dimen-
sional integrated circuit is typically on the order of 
4 X n. As a result of space limitations thereby creating a 
connection bottleneck. Moreover, as the number of 
to processing elements increases, connection availability 
becomes even more limited. Thus, the connection bot-
tleneck substantially limits the processing density and 
speed of array processors implemented with integrated 
circuit technology. 
15 The connection bottleneck can be overcome through 
the use of three dimensional communication at the I/O 
interface and within the integrated circuit itself. I/0 
connections can be implemented around the entire out-
The present invention generally relates to integrated side of the integrated circuit, including the top and 
circuit technology, and more particulady, to a technol- 20 bottom as well as the sides. Furthermore, intercommu-
ogy for integrating thin film semiconductor materials nication between integrated circuit layers as well as 
and devices using alignment and deposition onto a host intracommunication within the circuit layers are essen-
substrate as well as to the implementation of a massive tial. In other words, integrated circuits can be con-
three dimensional communication network in an inte- verted from a two dimensional plane-like structure into 
grated circuit cube. 25 a three dimensional cube-like structure. The implemen-
BACKGROUND OF THE INVENTION tation of three dimensional communication would en-
. . . . . . able massive parallel data transfer and signal processing 
The monoh~h1c mtegrat10? of g~lhum arse~1de at all processing points in an array, thereby increasing 
(~aAs) photoruc and electroru.c. maten~ls and de~1ces the throughput and speed of system computation 
with host substra~es, such as s1hco~ (S9, glass (S102), 30 through elimination of the connection bottleneck. 
and po~ymers, ~ill enable t~e ~abncat1~n of the !1ext The applications for three dimensional communica-
generat1on of mtegrated circUtts, particularly, mte- tion are numerous. For example, neural networks and, 
~rated circuit '_'cu~es" having a massive three ~i~en- specifically, learning neural networks, would particu-
s10nal commumcat1on network and optoelectromc mte- larly benefit because of their array structure. See, for 
~rated ~ircu!ts. A stand~rd. technique for ~aAs. on Si 35 example, C. A. Mead, Analog VLSI and Neural Systems, 
mtegratton 1s heteroep1tax1al growth, which is de- Addison-Wesley, 1989, which is incorporated herein by 
scribed in H. Choi J. Mattia, G. Turner, and B. Y. reference, and which discloses the benefit of three di-
Tsauer, "Monolithic Integration of GaAs/ AlGaAs mensional communication to neural networks. 
LED and Si Driver Circuit", IEEE Electron Dev. Lett., As another example, consider the benefit to an optical 
vol.9, pp. 512-514, 1988, incorporated herein by refer- 40 imaging array which converts light from an image into 
ence. However, the crystal quality of this heteroepitax- art electronic manifestation. The optical imaging array 
ial material is often inadequate for many optical applica- could be disposed on an outer plane of a three dimen-
tions. sional integrated circuit cube. The optical imaging 
An integration method which seeks to preserve the array would benefit from three dimensional connection 
high material quality of lattice-matched growth is the 45 because each optical detector could then be connected 
epitaxial lift-off process developed by Bell Communica- directly to corresponding signal processing circuitry. 
tions Research, Inc., (Bellcore), as described in E. Ya- As a result, (1) image arrays could be larger in area and 
blonovitch, T. J. Gmitter, J. P. Harbison, and R. Bhat, in number of detectors; (2) extremely high throughput 
"Double Heterostructure GaAs/ AlGaAs Thin Film could be provided due to massive parallel processing; 
Diode Lasers on Glass Substrates", IEEE Phot. Tech. 50 and (3) the ultimate number of array outputs could be 
Lett., 1, pp. 41-42, 1989, incorporated herein by refer- reduced because of the pre-processing of each pixel data 
ence. Essentially, a thin aluminum arsenide (AlAs) sac- by corresponding processing circuitry. 
rificial layer is grown on a GaAs substrate, and then In the art, three dimensional integration of circuitry 
GaAs device epitaxial layers are grown on top of the has only begun to evolve. The preliminary research 
AlAs layer. The GaAs lattice-matched epitaxial layers 55 involving this type of integration is discussed hereafter. 
are separated from the growth substrate by selectively A thermomigrated feedthrough technique is cur-
etching the AlAs sacrificial layer. These device layers rently under development, but very little has been pub-
are then mounted in a hybrid fashion onto a variety of lished in open literature about this technique. However, 
host substrates. The device layers are of high quality the thermomigrated feedthrough technique involves 
and are currently being used for the integration of GaAs 60 thermomigrating aluminum signal paths, or "feed-
materials onto host substrates, such as Si, glass, lithium throughs," into a wafer to provide communication be-
niobate, and polymers. tween the front and back side of a silicon (Si) wafer. 
However, although the Bellcore technique yields Because the aluminum is a p-type dopant and the sur-
high quality material, it has several problems, including rounding Si wafer is an n-type dopant, a pn junction is 
the inability to align and selectively deposit the devices. 65 created at the signal path interfaces. The pn junction 
Moreover, there are difficulties in contacting both sides isolates the thermomigrated feedthroughs from each 
of the devices. Hence, at present, the Bellcore technique other and thus prevents cross-talk. Furthermore, micro-
is inadequate for producing emitters and receivers for bridge connections are used to connect separate wafers 
3 
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together. For more information on microbridge con-
nections, see J. Little, R. Etchells, J. Grinberg, S. Laub, 
light emitters and detectors, together with associated 
circuitry, have been crudely mounted on an insulating 
substrate, as described in R. K Kostuk, J. W. Goodman, 
and L. Hesselink, "Optical Imaging Applied to Micro-
J. Nash, and M. Yung, International Conference on 
Wafer Scale Integration Proceedings, pp. 55-92, 1989, the 
disclosure of which is incorporated herein by reference. 5 electronic Chip-to-Chip Interconnections," Appl. Opt., 
Vol. 24, p. 2851, 1985, incorporated herein by reference. 
Light emitters and detectors have also been formed on 
Si substrates, discussed in M. J. Goodwin, A. J. Mose-
ley, D. J. Robbins M. Q. Kearley, J. Thompson, D. 
Although the thermomigrated feedthrough technique 
has advantages, it remains problematic. First, most fab-
rication processes for complimentary metal oxide semi-
conductor (CMOS) devices use a p-type Si substrate 
wafer. The thermomigrated feedthrough technique can 
only use n-type wafers. Second, the pn junction isola-
tion creates a large substrate capacitance for each feed-
through. This predicament capacitively loads the cir-
cuitry connected to the feedthroughs, thereby decreas-
ing signal speed or requiring specialized high powered 
drive circuitry. In addition, the area occupied by the 
feedthrough I/O interconnect may be physically large 
because a small aluminum dot on the wafer surface will 
spread in area as well as in depth. Finally, the cost of the 
thermomigrated feedthrough technique may make it 20 
prohibitive for inexpensive integration. 
10 Clewitt, R. C. Goodfellow, and I. Bennion, "Hybri-
dised Optoelectronic Modulator Arrays for Chip-to-
Chip Optical Interconnection," SPIE Proc., Vol. 1281, 
p. 207, 1990; A. Yariv, "The Beginning of Integrated 
Optoelectronic Circuits," IEEE Trans. Electron Devices, 
15 Vol. ED-31, p. 1656; 1984; and P. J. Ayliffe, J. W. 
Parker, and A. Robinson, "Comparison of Optical and 
Electrical Interconnections at the Board and Backplane 
Levels," SPIE Proc., Vol. 1281, p. 2, 1990, the disclo-
sures of which are incorporated herein by reference. 
A more notable attempt for optical integration was 
recently described in "Through-Wafer Optical Com-
munication Using Monolithic InGaAs-on-Si LED's and 
Monolithic PtSi-Si Schottky-Barrier Detectors, G. W. 
Turner, C. K. Chen, B. Y. Tsaur, and A. M. Waxman, 
Another three dimensional integration technique in-
volves growing Si layers on top of insulating layers 
which have been deposited onto a Si wafer already 
having circuitry. Thus far, the research has focused on 
the recrystallization of the deposited Si, because the 
deposited Si tends to grow in amorphous form on the Si 
wafer. However, the heat generated in this growth and 
recrystallization technique, which often utilizes a laser 
25 IEEE Photonics Technology Letters, Vol. 3, No. 8, Au-
gust 1991, the disclosure of which is incorporated 
herein by reference. This technique involves communi-
cation through Si wafers by using a light emitter fabri-
to perform the recrystallization, is usually detrimental 30 
to the existing circuitry on the Si wafer situated below. 
A flip chip technique for three dimensional integra-
tion involves the bonding of two wafers. This technique 
is described in IEEE Transcript On Electronic Devices, 
Volume 38, No. 5, Special Issue On Solid-State Image 35 
Sensors, 1991, which is incorporated herein by refer-
ence. This technique is undesirably limited to the con-
nection of two layers of devices. In addition, flip chip 
bonding also suffers from yield and reliability problems. 
Still another technique for three dimensional integra- 40 
tion involves growing a photoconversion layer on top 
of Si circuitry. This technique is fully described by S. 
Manabe and Y Mastunaga, IEEE Transcript On Elec-
tronic Devices, Volume 38, No. 8, pp. 1765-1771, 1991, 
the disclosure of which is incorporated herein by refer- 45 
ence. The photoconversion layer integration technique 
is also an integration scheme which is limited to the 
connection of only two layers of devices. Furthermore, 
the photoconversion layer integration technique is ex-
tremely limited in device scope because only amor- 50 
phous Si photoconversion layers can be used for the 
technique. 
Yet another three dimensional integration technique 
involves multi-chip module technology. In this tech-
nique, individual chips are placed onto a highly inter- 55 
connected substrate in a hybrid fashion to form a "mul-
ti-chip module." Complex interconnections between the 
chips are achieved by photolithographically-defined 
interconnects in the prefabricated substrate. At present, 
these multi-chip modules are finding some commercial 60 
application in computational systems such as comput-
ers. However, for computational systems having a very 
large number of processors, such as array processors, 
the technology is limited by the finite number of inter-
connections which can be achieved by the substrate. 65 
Finally, three dimensional integration using optical 
interconnectshas been proposed, but demonstrated only 
to a very limited extent in the art. For example, discrete 
cated on one Si wafer and a detector fabricated on a 
second Si wafer. The emitter and detector are arranged 
in a stack configuration. The emitter is a double-
heterostructure InGaAs-InAIAs LED fabricated on a 
p-type Si substrate, and the detector is a PtSi Schottky-
barrier diode fabricated on an n-type Si substrate. 
Although the foregoing optical integration technique 
shows much promise in the area of three dimensional 
integration, it has severe limitations. Two Si wafers of 
different dopant type must be utilized. Moreover, 
growth of the emitter and detector on the Si wafers can 
cause damage to surrounding circuitry and/or limit the 
ability to fabricate certain circuitry within the proxim-
ity of the emitter and detector. 
In essence, all optical integration techniques in the 
conventional art fall short of teaching a method for 
fabricating a fully operative and expansive three dimen-
sional communication network within an integrated 
circuit. 
SUMMARY OF THE INVENTION 
The present invention provides various novel pro-
cesses for monolithically integrating thin film semicon-
ductor materials and devices The processes involve 
separation, or "lift-off," of the material or device, selec-
tive alignment of the same, and then deposition onto a 
host substrate. Significantly, the processes in accor-
dance with the present invention may be utilized to 
make emitters and/or detectors for implementing three 
dimensional communication, and consequently, the 
fabrication of three dimensional integrated circuit 
cubes. Other various optical applications are also con-
templated as described herein. 
In accordance with the present invention, a thin film 
epitaxial lift-off and deposition process comprises the 
following steps. An epitaxial layer(s) is deposited on a 
sacrificial layer situated on a growth substrate. Device 
layers may be defined in the epitaxial layer. All exposed 
sides of the epitaxial layer is coated with a carrier layer. 
The sacrificial layer is etched away to release the com-
5 
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bination of the epitaxial layer and the carrier layer from 
the growth substrate. The epitaxial layer is positioned 
against a transfer medium, or diaphragm. The carrier 
layer is removed. Finally, the epitaxial layer is aligned 
and selectively deposited to a host substrate from the 5 
transfer medium. 
Another thin film epitaxial lift-off and deposition 
process in accordance with the present invention com-
prises the following steps. An epitaxial layer(s) is depos-
ited on a sacrificial layer situated on a growth substrate. IO 
Device layers may be defined in the epitaxial layer. All 
exposed sides of the epitaxial layer is coated with a 
carrier layer. The growth substrate is etched away. The 
sacrificial layer may be retained or is etched away. The 
epitaxial layer is positioned against the transfer medium, 15 
or diaphragm. The carrier layer is removed. Finally, the 
epitaxial layer is aligned and selectively deposited onto 
the host substrate from the transfer medium. 
The present invention overcomes the deficiencies of 
the prior art, as noted above, and further provides for 20 
the following additional features and advantages. 
The present invention includes methods for the lift-
off, alignment, and selective deposition of thin film 
epitaxial materials onto a host substrate. The thin film 
epitaxial materials could comprise, for example, gallium 25 
arsenide (GaAs), indium phosphide (lnP), or indium 
gallium arsenide phosphide (lnGaAsP). The host sub-
strate could comprise any relatively host substrate, for 
example, silicon (Si), sapphire, glass, or polymers. 
The lift-off processes of the present invention provide 30 
a means for handling and depositing discrete devices 
which are too thin and delicate for manipulation by 
conventional means. 
The lift-off process in accordance with the present 
invention has significant advantages over other lift-off 35 
processes. Significantly, the lift-off process set forth 
herein permits the lift off of AlxGa1-xAs with a compo-
sition range of0.6<x<l.0. Moreover, unlike the other 
processes, the lift-off process recited herein permits 
selective alignment and deposition of devices and arrays 40 
of devices formed from the epitaxial layers onto existing 
circuitry. Contacts on both sides of the device are also 
a unique feature of this invention. 
The novel techniques in accordance with the present 
invention can be used to easily, inexpensively, and effi- 45 
ciently fabricate three dimensional communication net-
works within integrated circuits. 
Electronic circuits at any position within a multilay-
ered integrated circuit can communicate vertically, in 
the third dimension, via implementation of emitters 50 
and/or detectors in accordance ,with the novel pro-
cesses taught herein. As a result, massively parallel 
processing is possible, thereby enhancing processing 
speed. 
Massively parallel input/output (1/0) are provided 55 
by the present invention. Specifically, the number of 
1/0 lines which can interface to an integrated circuit is 
substantially enhanced, because 1/0 contacts can be 
placed not only around the sides of the integrated cir-
cuit, but also on the top and bottom. These 1/0 can be 60 
very fast, optical 1/0 as well. In essence, integrated 
circuit "cubes" are constructed. 
Electronic circuits can be designed to occupy less 
space due to the enhanced interconnection network. 
Three dimensional communication networks can be 65 
implemented in integrated circuits fabricated from inex-
pensive Si and/or GaAs wafers. In other words, inte-
grated circuits are first fabricated in an inexpensive 
manner using conventional Si or GaAs foundries. Then, 
the optical emitters and detectors are attached to the 
foundry Si or GaAs circuits in post-processing steps. 
A corollary to the foregoing advantage is that the Si 
or GaAs circuitry and the emitters/detectors can be 
independently optimized and/or tested before integra-
tion for high yield and high performance. 
The present invention provides for extensive image 
processing and video applications. Optical detectors 
fabricated from semiconductor materials, such as GaAs, 
InP or InGaAsP based materials, can be integrated 
directly on top of an existing Si, GaAs or Si substrate. 
Further, the Si substrate could have processing cir-
cuitry for processing signals received by individual 
optical detectors or aggregates thereof. 
Many communications wavelengths for the emit-
ter/detector pair are envisioned. Furthermore, with the 
addition of modulation techniques, the number of com-
munication channels is virtually infinite. 
Further features and advantages of the present inven-
tion will become apparent to one skilled in the art upon 
examination of the following drawings and the detailed 
description. It is intended that any additional features 
and advantages be incorporated herein. 
BRIEF DESCRIPTION OF THE ORA WINGS 
The present invention, as defined in the claims, can be 
better understood with reference to the following draw-
ings. 
FIG. 1 illustrates vertical intercommunication be-
tween layers of a three dimensional integrated circuit 
wherein an emitter (E) sends signals to a detector (D) 
through an integrated circuit layer(s); 
FIGS. ZA through ZC show examples of various 
diode configurations which are usable as emitters and 
detectors within the three dimensional integrated cir-
cuit of FIG. 1; 
FIGS. 3A through 3G illustrate a first epitaxial lift-
off and deposition process for electromagnetic commu-
nication devices wherein a carrier layer is utilized to 
lift-off and protect device layers; 
FIGS. 4A through 4G illustrate a second -epitaxial 
lift-off and deposition process for electromagnetic com-
munication devices wherein a transfer medium is uti-
lized to invert device layers; 
FIG. 5 shows an array of optical detectors configured 
to receive optical signals; 
FIG. 6 is a cross section of the optical detector array 
of FIG. 5; and 
FIGS. 7A through 7G illustrate a third epitaxial lift-
off and deposition process for producing optical detec-
tors shown in FIGS. 5 and 6. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
I. Three Dimensional Integrated Circuits 
FIG. 1 illustrates a multilayered integrated circuit 
(IC) 10 wherein vertical communication occurs 
through one or more integrated circuit layers 12, 14. 
Although not shown for simplicity, the integrated cir-
cuit 10 can have numerous layers, and the principles 
described herein are equally applicable. Referring to 
FIG. vertical communication in combination with the 
planar communication occurring within integrated cir-
cuit layers 12, 14 results in complete three dimensional 
communication within the integrated circuit 10. Hence, 
7 
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the integrated circuit 10 can be characterized as an 
integrated circuit "cube." 
Integrated circuit layers communicate via electro-
magnetic signals which can pass unhindered through 
the layers due to their wavelength. If layers 12, 14 are S 
fabricated from Si, then the electromagnetic signals 
must have a wavelength greater than 1.12 micrometers 
(,...m) in order for the Si to be transparent to the electro-
magnetic signals. If the layers 12, 14 are GaAs, then the 
wavelength must be greater than 0.85 µ.m to establish 10 
transparency of the electromagnetic signals. However, 
many communications wavelengths are possible de-
pending upon the chemical composition of the layers 
12, 14. Furthermore, with the implementation of modu-
lation techniques, the number of potential communica- IS 
tion channels is virtually infinite. 
As further shown in FIG. 1, electromagnetic commu-
nication devices are positioned throughout the inte-
grated circuit 10 to permit vertical communication 
among and through IC layers. An emitter (E) 16 can 20 
communicate through layer 12 to a detector (D) 18. The 
emitter 16 can communicate through both layers 12, 14 
different emitter and detector types, depending upon 
the materials utilized in the configuration. 
It is further envisioned that multiple quantum well 
(MQW) reflective clcctroabsorption light modulators, 
surface emitting lasers (SELs), and vertical cavity sur-
face emitting lasers (VCSELs) developed from GaAs 
and InP based materials, including lnx, Ga1-x, Asy. P1.y 
where O<x< 1 and O<y< l, can be employed to propa-
gate and/or modulate more efficiently signals in the 
three dimensional integrated circuit of FIG. 1. These 
devices cause less heating problems and can switch 
much faster than diode configurations. Detailed discus-
sions regarding SELs and VCSELs can be found in 
IEEE Journ. Quant. Elect., Vol. 64, No. 6, Special Issue 
on Semiconductor Lasers, 1991, and J. Jewell, J. Harbi-
son, A. Scherer, Y. Lee and L. Florez, IEEE Journal 
Quant. Elect., Volume 7, No. 6, pp. 1332-1346, the 
disclosures of which both arc incorporated herein by 
reference. 
FIGS. 3 and 4 show processes for fabricating and 
depositing device configurations as shown and de-
scribed in relation to FIGS. 2A through 2C. The depo-
sition ofinx, Ga1.x, Asy. P1.ybased materials and devices to a detector 22. Moreover, the emitter 16 can commu-
nicate simultaneously to both detectors 18, 22, if de-
sired. 
The electromagnetic communication devices can also 
25 onto host substrates is a key element to the realization of the diode and laser configurations-, and more generally, 
to the realization of three dimensional communication 
in accordance with the present invention. be switched so as to operate as both emitters and detec-tors, or as transceivers (EID). For instance, as illus-
trated in FIG. 1, electromagnetic communication de-
vices 24, 26 can operate as both emitters and detectors 30 
through the layer 12. Hence, an infinite number of com-
munication configurations are envisioned. 
FIGS. 2A through 2C show various electromagnetic 
communication devices which can be used to effectuate 
the vertical electromagnetic communication channels 35 
of FIG. 1. FIGS. 2A through 2C illustrate diode config-
urations, which are well known in the art. See Physics of 
Semiconductor Devices, by S. M. Sze (1981), which is 
incorporated by reference as if set forth in full hereinbe-
low. 40 
FIG. 2A shows a metal-semiconductor-metal (MSM) 
diode configuration. lnxGa1.xAsP1.y materials (n-type 
or p-type), where O<y< 1 and O<y< 1, are coupled to 
a metal, such as gold, silver, copper, aluminum, or the 
like. FIGS. 2B shows another semiconductor diode 45 
configuration which can be used to transmit and receive 
electromagnetic signals. An n-type lnxGa1.xAsyP1.y 
material, where O<x<l and O<y<l, is coupled to a 
p-type Inx-Asy•P1.y' material, where O<x < 1 and O<y-
' < 1. 50 
Although communication using diode configurations 
is well known in the art and is not the primary focus of 
the present invention, a brief discussion follows for a 
better understanding the merits of the present invention. 
Essentially, electromagnetic signals are created and 55 
detected by electrical biasing of the junction which is 
formed by the two materials adjoined in each of the 
diode configurations. 
Communication using the diode configurations is 
initiated as follows. The diode configuration is first 60 
biased with a voltage. Propagation or reception de-
pends, in large part, upon the device design and direc-
tion of voltage biasing. The diode configurations of 
FIG. 2A through 2C will send and receive electromag-
netic signals having wavelengths between 1.3 and 1.55 65 
microns, which is well above the Si and GaAs transpar-
ency wavelength thresholds of 1.12 and 0.85 microns, 
respectively. Note that communication is possible using 
To provide for the deposition of InGaAsP based 
materials in order to build three dimensional IC cubes, 
the inventors have developed several advanced epitax-
ial lift-off processes discussed hereafter. These pro-
cesses provide for lifting-off thin film semiconductors 
having a thickness of typically less than 20 micrometers. 
II. First Epitaxial Lift-Off And Deposition Process 
FIGS. 3A through 3G illustrate a first epitaxial lift-
off and deposition process wherein a carrier layer is 
utilized to lift off and protect device layers. With refer-
ence to FIG. 3A, a growth substrate 62 is provided with 
a sacrificial layer 64 and an epitaxial laycrli6. The sacri-
ficial layer 64 and epitaxial layer 66 are deposited on the 
growth substrate 62 using any conventional technique. 
"Depositing" in the context of this document refers to 
growing a substance on another or any other mecha-
nism for disposing a substance on another. 
In the preferred embodiment, the growth substrate 62 
is GaAs. The sacrificial layer 64 is a thin layer of alumi-
num gallium arsenide AlxG1.xAs, where O~x~0.4. 
Moreocver, the epitaxial layers 66 comprise GaAs-
based compounds. For example, the epitaxial layers 66 
can comprise AlxGa1.xAs with a composition range of 
O<x<l.0. 
Mesa etch processing is then used to define device 
layers 68 from the epitaxial layer 66. The mesa etch uses 
a photoresist mask and is performed using HiS04:-
H202:H20(l :8: l 60) as a fast gross etch with a final se-
lective etch of N~OH:H202(1:200) which stops at the 
AlAs sacrificial layer 64. 
FIG. 3C shows that other processing steps, such as 
contact definition, can occur on the device layers 68 
either before or after the mesa etch. As shown in FIG. 
3C, metal contacts or dielectric layers 72 can be depos-
ited on the device layers 68. Deposition of these layers 
72 can occur using any of numerous conventional tech-
niques. In the preferred embodiment, metal contacts 72 
are bonded to the device layers 68 via vacuum deposi-
tion. 
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The device layers 68 with metal contacts 72, if appli-
cable, are completely coated with a carrier layer 74. In 
the preferred embodiment, the carrier layer 74 is either 
layers 68 are in contact with the desired locations on the 
host substrate 84, as indicated in FIG. 3G. 
Preferably, the operation in FIG. 3G is performed 
within a clean room. Moreover, the host substrate 84 
can comprise a Si or GaAs circuit which has been de-
veloped and optimized in a foundry independent of the 
device layers 68. 
An oven-annealing step may be desirable at this point 
to further consolidate and strengthen the bonds be-
tween the device layers 68 and the host substrate 84. 
Furthermore, a whole-wafer cleaning might also be 
carried out to remove any residual carrier layer mate-
rial. 
Another aspect of the first epitaxial lift-off and depo-
sition technique is that a peripheral frame (not shown) 
can be bonded to the carrier layer 74 before the growth 
substrate 62 is freed. The peripheral frame can help in 
handling and aligning the device layers 68. The assem-
bly would resemble a mounted pellicle after release 
from the growth substrate 62. 
a transparent polyimide or other organic material which 
itself can be made to act as a release layer. Apiezon W, 5 
which is essentially a black, opaque wax, can also be 
utilized as described in U.S. Pat. No. 4,846,931 to Gmit-
ter et al. of Bellcore, the disclosure of which is incorpo-
rated herein by reference. Furthermore, it is also possi-
ble that the carrier layer 74 could be a metal, which has 10 
been evaporated, sputtered, and/or plated over the 
device layers 68. However, use of a transparent poly-
imide is preferred for several reasons. Because of its 
transparency, device layers 68 can be viewed while 
encapsulated and therefore aligned as will be further 15 
discussed hereinafter. Moreover, polyimides exhibit the 
desirable mechanical property of being under residual 
tensile stress at room temperature. See Allen, M. G., 
Mehregany, M., Howe, R. T., and Senuria, S. D., "Mi-
crofabricated Structures for the In-Situ Measurement of 20 
Residual Stress", Young's Modulus, and Ultimate Strain 
of Thin Films, Applied Physics Letters, Volume 51, No. III. Second Epitaxial Lift-Off And Deposition 
4, pp. 241-244, 1987 incorporated herein by reference. Technique 
Finally, the thermal properties of polyimides are excel-
25 
FIGS. 4A through 4G illustrate a second epitaxial 
lent. Temperatures in excess of 400° C. can be main- lift-off and deposition process for fabricating electro-
tained without damage to the polyimide or device lay- magnetic communication devices wherein a transfer 
ers 68 protected thereby. medium is utilized to invert the device layers 68. 
Next, as shown in FIG. 3E, the sacrificial layer 64 is The second epitaxial lift-off and deposition technique 
etched away using a standard HF:H20 (1:10) etch solu- 30 of FIG. 4 proceeds as the first technique shown in FIG. 
tion to separate the device layers 68 and surrounding 3. Steps 3A-3E of FIG. 3 are identical to steps 4A-4E 
carrier layer 74 from the growth substrate 62, as shown of FIG. 4. However, at the step shown in FIG. 4F, the 
in FIG. IE. In accordance with a significant aspect of second epitaxial lift-off and deposition technique calls 
the present invention, metal layers (e.g., Al) can be for placing the freely maneuverable combination of the 
included in the device layers 68, because the device 35 device layer 68 and the carrier layer 74 onto a transfer 
layers 68 are protected on their sides from the etch medium, which in the preferred embodiment,-is a dia-
solution HF:H20 (1:10) by layer 74. For a further dis- phragm assembly 76 comprising a diaphragm 78 and 
cussion, see I. Pollentier, L. Buydens, P. Van Daele, P. support ring 82. The diaphragm assembly 76 is a drum-
Demeester, "Fabrication of GaAs--AIGaAs GRIN-- like structure fabricated using any standard microma-
-SCH SQW Laser Diode on Silicon by Epitaxial Lift- 40 chining techniques. 
Off," IEEE Phot. Tech. Lett., 3, 2, pp. 115-117, 1991, the In the preferred embodiment, the diaphragm assem-
disclosure of which is incorporated herein by reference. bly 76 is formed by first coating a Si wafer with approxi-
After the combination of the device layers 68 and mately 4 microns of a transparent polyimide. The trans-
carrier layer 74 has been etched away from the substrate parent polyimide is spin cast from a commercially avail-
62, the combination can easily be handled and trans- 45 able polymeric acid solution (DuPont PI 2611) which is 
ported. baked at 150° C. in air for 30 minutes and cured at 400° 
The device layers 68 are next placed in contact with C. in nitrogen for 1 hour. After the Si wafer has been 
a host substrate 84, as shown in FIG. 3F. If the carrier coated with the polyimide, the central portion of the Si 
layer 74 is a transparent polyimide, alignment of the wafer is etched from the backside using a HF:HN03:-
device layers 68 with particular circuitry on the host 50 H10 etchant using a single-sided etching technique. A 
substrate 84 is easily accomplished. single-sided etching technique for this purpose is dis-
The devices are adhered to the host substrate by a closed in J. Y. Pan and S. D. Senturia, "Suspended 
variety of methods, including vander Waals bonding Membrane Methods for Determining the Effects of 
and metal-metal annealing. Humidity on the Mechanical Properties of Thin Poly-
After the device layers 68 have been aligned and 55 mer Films," Society of Plastics Engineers Technical Pa-
positioned over desired locations on top of the host pers: ANTEC '91, Volume 37, pp. 1618-1621, May, 
substrate 84, the carrier layer 74 is dissociated from the 1991, the disclosure of which is incorporated herein by 
device layers 68. The dissociation can be effectuated reference. The etching process results in the diaphragm 
using many techniques. assembly 76 having a polymeric diaphragm 78, which 
For example, the bond between device layers 68 and 60 measures approximately 4 µm thick and 3-25 millime-
the carrier layer 74 can be broken by the following well ters (mm) in diameter, and which is supported by a Si 
known methods: (1) thermally, for example, through ring 82. The polymeric diaphragm 78 is transparent, 
spot heating or through local application of high-inten- taut, and mechanically tough. Thus, the polymeric dia-
sity laser light, (2) photolytically through local expo- phragm 78 is ideal as a carrier for the device layers 68. 
sure to shortwavelength laser light, (3) photochemically 65 Optionally, a low power oxygen plasma etch is per-
through local exposure to short-wavelength laser light formed on the diaphragm 78 prior to deposition of the 
in the presence of a reactive gas, or (4) chemically by device layers 68. The oxygen plasma etch enhances the 
etching or dissolution. After dissociation, the device adhesion of the device layers 68 to the diaphragm 78. 
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Next, the carrier layer 74 is dissolved while affixed to 
the diaphragm assembly 76. In the preferred embodi-
ment, trichloroethylene is used to dissolve the Apiezon. 
As a result, the device layers 68 are left alone bonded to 
the top of the polymeric diaphragm 78. Note that the 5 
preliftoff processing materials, for example, the metal 
contacts 72, now reside on the top of the device layers 
68 supported by the polymeric diaphragm 78. 
As shown in FIG. 4G, the device layers 68 can now 
be aligned through the transparent polymeric dia- 10 
phragm 78 and selectively deposited onto a host sub-
strate 84. Note that a single device can be selectively 
deposited from a device array, or alternatively, an en-
tire array of devices can be deposited. Note also that 
larger arrays of deposited devices can be fabricated by 15 
aligning and depositing subarrays of devices. Prefera-
bly, the process shown in FIG. 4G is performed within 
a clean room. Moreover, the host substrate 84 can com-
prise a circuit containing a Si or a GaAs substrate which 
has been developed in a foundry independent from the 20 
device layers 68. 
The deposition of the device layers 68 onto the host 
substrate 84 can be effectuated via many techniques. All 
deposition techniques described in regard to the first 25 lift-off and deposition technique of FIGS. 3A through 
3G can be utilized in the second lift off and deposition 
technique of FIG. 4. In addition, the polymeric dia-
phragm 78 can be etched away around the device layers 
68 so as to release the device layers 68 onto the host 30 
substrate 84. Furthermore, it is envisioned that the poly-
meric diaphragm 78 could be fabricated in a web-like 
manner so as to facilitate tearing and deposition of the 
device layers 68. To further enhance the alignment of 
device layers 68, the diaphragm assembly 76 may be 35 
placed in a mask aligner. With the diaphragm assembly 
76 in a mask aligner, the device layers 68 can be posi-
tioned on the host substrate 84 with a high precision (at 
least to within 1 µm). 
Another aspect of the second lift-off and deposition 40 
technique is that the device layers 68 with metal contact 
72 can be deposited directly onto another metal contact 
86 situated at the top surface of the host substrate 84. 
The metal contact 72 and the metal contact 86 form a 
much better electrical bond than merely a van der 45 
Waals bond, generally because of the surface character-
istics of metals. Additionally, the metal contact 72 and 
the metal contact 86 can be fused together via a heating 
process so as to further enhance the electrical character-
istics of the connection. 50 
The foregoing second lift-off process also allows 
layers of other materials such as metals to be deposited 
onto both sides of the thin film lift-off layer while the lift 
off layer is being supported by a substrate, thereby 
providing mechanical support to the lift-off layer while 55 
the potentially stress and/or strain producing layers are 
deposited onto the lift-off layers. 
IV. Optical Detector Array For Imaging Systems 
For image processing and other video applications, 60 
an array of optical detectors 88, illustrated in FIG. S, 
can be deposited onto a suitable substrate in accordance 
with the methods of the present invention. Such an 
array would have many advantages. 
The optical detectors 88 can be configured to receive 65 
simultaneously optical signals from, for example, an 
image or a video projection device. The optical signals 
are then processed massively in parallel so as to gain a 
substantial speed advantage in processing, and conse-
quently, real time evaluation of the image. 
FIG. 6 shows a cross-section of a possible optical 
array configuration and related circuitry. Preferably, 
the array is fabricated by first applying an insulating 
layer such as a polyimide layer 92 on the host substrate 
84, which has optical signal processing circuitry. The 
host substrate 84 can be Si or GaAs. Moreover, the 
polyimide layer 72 can be 1-4 microns in thickness. 
Next, holes 94 are cut into the polyimide layer 92. The 
holes 94 are then filled or partially filled with metals or 
metal alloys 96 such that an electrical connection is 
made, such as gold (Au). Finally, a thin film semicon-
ductor layer 98, such as lnxGa1-xAsyP1-y is deposited 
onto the metal 96 using one of the lift-off and deposition 
techniques disclosed herein. 
The metal 96 can serve the purpose of both creating 
a MSM diode configuration, as shown in FIG. 2A, and 
communicating signals to the processing circuitry 
within the host substrate 84. Alternatively, a junction 
detector (FIG. 2B) can be connected by metal to the 
processing circuitry. Because the metal interconnects 
94 are extremely short, for example, 1-2 microns, virtu-
ally no parasitic capacitance will hinder the speed of the 
optical detectors. 
Each of the detectors can be allocated its own pro-
cessing circuitry 84', as further shown in FIG. 6. The 
processing circuitry 84' can directly and immediately 
process optical signals. 
A neural network can be situated in the host substrate 
84. In other similar embodiments, the data could be 
partially processed by the host substrate 84, and then 
the optical signal data could be sent to a neural network 
or another substrate. 
Processing circuitry also could be configured in hier-
archical layers. In other words, another layer of pro-
cessing circuitry could integrate the results of the pro-
cessing circuitry 84'. 
V. Third Epitaxial Lift-Off And Deposition Technique 
The optical detectors 88 described in relation to 
FIGS. Sand 6 can be produced by using the techniques 
illustrated in FIGS. 3 and 4. However, in addition, the 
inventors have developed a third epitaxial lift-off and 
deposition technique for depositing an array of InxGa1-
xAsyP1-y. 
The third epitaxial lift-off and deposition technique 
will be described with regard to FIG. 7. The steps of the 
process shown in FIGS. 7A-7C are substantially similar 
to the steps shown and described with respect to steps 
A-Din FIGS. 3 and 4. However, in the process of FIG. 
7, the growth substrate 62 is InP, the sacrificial layer 64 
is lnxGa1-xAsyP1-y material, where O<x< 1 and 
O<y<l, and the device layers 94 are either lnxGa1. 
xAsyP1-y semiconductor layers 98 as shown in FIG. 6. 
After the carrier layer 74 has been applied in order to 
encapsulate the device layers 22 on the growth sub-
strate 62, the InP growth substrate 62 is etched away 
with a first etch solution. In the preferred embodiment, 
the first etch solution can be, for example, HCl:H3P04 
(3:1). The first etch solution does not affect the In-
GaAsP sacrificial layer 64, as shown in FIG. 7D. The 
InGaAsP sacrificial layer 64 can be used with the de-
vice layers 94 as part of the emitting and/or detecting 
device. Alternatively, a second etch solution, which can 
be, for example, HF:H202:H20 (1:1:10) or H1S04:-
H20:H20 (1:1:1) in the preferred embodiment, can be 
applied to eliminate InGaAsP sacrificial layer 65, as 
13 
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illustrated in FIG. 7E. Metals and/or dielectric layers 
can be deposited onto both sides of the epitaxial devices 
as outlined in FIG. 4. 
At this point, the semiconductor layers 98 can be 
selectively aligned and positioned onto the host sub- 5 
strate 84, as illustrated in FIG. 3, depending upon the 
desired ultimate configuration of the device layers 98. 
In the alternative, as shown in FIG. 7F and 7G, the 
diaphragm assembly 76 can be used to invert the semi-
conductor layers 98 before deposition onto the host 10 
substrate 84. 
Those persons skilled in the art will readily appreci-
ate the many modifications that are possible without 
materially departing from the novel teachings of the 
present invention. Accordingly, all such modifications 15 
are intended to be included within the scope of the 
present invention. 
Wherefore, the following inventions are claimed: 
1. A process for lift-off of thin film epitaxial materials 
from a growth substrate and deposition of the epitaxial 20 
materials onto a host substrate, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 
situated on said growth substrate; 
patterning said epitaxial layer to form a device layer 25 having all exposed sides; 
coating said all exposed sides of said patterned device 
layer with a carrier layer; 
etching away said sacrificial layer to release the com-
bination of said patterned device layer and said 30 
carrier layer from said growth substrate; 
positioning said patterned device layer against a 
transfer medium; 
removing said carrier layer; and 
selectively depositing said patterned device layer 35 
onto said host substrate from said transfer medium. 
2. The process of claim 1, further comprising the step 
of selectively aligning said patterned device layer with 
a particular location on said host substrate. 
3. The process of claim 1, wherein said epitaxial layer 40 
is a thin film semiconductor less than 20 micrometers in 
thickness. 
4. The process of claim 1, wherein said carrier layer 
is transparent. 
S. The process of claim 1, wherein said carrier layer 45 
is a polymeric layer. 
6. The process of claim 1, wherein said transfer me-
dium comprises a diaphragm having a rigid ring over 
which a thin material is suspended. 
7. The process of claim 1, wherein said epitaxial layer 50 
is a lnxGa1.xAsyP1-y semiconductor layer, where 
O<x<l and O<y<l. 
8. The process of claim 1, wherein said epitaxial layer 
is a lnxGa1-xAsyP1.y semiconductor layer, where 
O<x<l and O<y<l, and further comprising the step 55 
of selectively depositing said semiconductor layer onto 
a metal layer within said host substrate, thereby creat-
ing an optical detector. 
9. The process of claim 1, further comprising the step 
of forming said patterned device layer to either emit or 60 
detect, or both emit and detect, electromagnetic signals 
encoded with information. 
10. The process of claim 1, further comprising the 
step of depositing a metal layer on said epitaxial layer 
prior to coating said patterned device layer with said 65 
carrier layer. 
11. The process of claim 1, further comprising the 
step of depositing a dielectrical layer on said epitaxial 
layer prior to coating said patterned device layer with 
said carrier layer. 
12. The process of claim 1, further comprising the 
step ofseparating said patterned device layer from said 
transfer medium via an etching process. 
13. A process for separation of thin film epitaxial 
materials from a growth substrate and deposition of the 
device materials onto a host substrate, comprising the 
steps of: 
depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
patterning said epitaxial layer to form a device layer 
having all exposed sides; 
coating said all exposed sides of said patterned device 
layer with a carrier layer; 
etching away said growth substrate; 
etching away said sacrificial layer; 
positioning said patterned device layer against a 
transfer medium; 
removing said carrier layer; and 
selectively depositing said patterned device layer 
onto said host substrate from said transfer medium. 
14. The process of claim 13, further comprising the 
step of selectively aligning said patterned device layer 
with a particular location on said host substrate. 
15. The process of claim 13, wherein said epitaxial 
layer is a thin film semiconductor less than 20 microme-
ters in thickness. 
16. The process of claim 13, wherein said carrier 
layer is transparent. 
17. The process of claim 13, wherein said carrier 
layer is a polymeric layer. 
18. The process of claim 13, wherein said transfer 
medium comprises a diaphragm having a rigid ring over 
which a thin material is suspended. 
19. The process of claim 13, wherein said epitaxial 
layer is a lnxGa1-xAsyP1-y semiconductor layer, where 
O<x<l and O<y<l. 
20. The process of claim 13, wherein said epitaxial 
layer is a lnxGa1-xAsyP1-y semiconductor layer, where 
O<x< 1 and O<y< 1, and further comprising the step 
of!;electively depositing said semiconductor layer onto 
a metal layer within said host substrate, thereby creat-
ing an optical detector. 
21. The process of claim 13, further comprising the 
step of forming said patterned device layer to either 
emit or detect, or both emit and detect, electromagnetic 
signals encoded with information. 
22. The process of claim 13, further comprising the 
step of depositing a metal layer on said epitaxial layer 
prior to coating said patterned device layer with said 
carrier layer. 
23. The process of claim 13, further comprising the 
step of depositing a dielectric layer on said epitaxial 
layer prior to coating said patterned device layer with 
said carrier layer. 
24. The process of claim 13, further comprising the 
step of separating said patterned device layer from said 
transfer medium via an etching process. 
25. The process of claim 20, further comprising the 
step of connecting said metal to an electronic process-
ing circuitry within said host substrate. 
26. The process of claim 20, further comprising the 
step of disposing said semiconductor layer external to 
and in communication with a remote integrated circuit. 
27. The process of claim 20, further comprising the 
step of interposing said optical detector within layers of 
an integrated circuit. 
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